## CS 250B: Modern Computer Systems

The End of Conventional Performance Scaling

Sang-Woo Jun

## Conventional Performance Scaling

$\square$ Traditional model of a computer is simple

- Single, in-order flow of instructions on a processor
- Simple, in-order memory model
$\square$ Large part of computer architecture research involved Cramtamng this abstraction while improving performance
- Transparent caches, Transparent superscalar scheduling,
- Same software runs faster tomorrow

- (Slow software becomes acceptable tomorrow)
$\square$ Driven largely by continuing march of Moore's law


## Moore's Law

What exactly does it mean?
What is it that is scaling?

## Moore's Law

Typically cast as:
"Performance doubles every X months"

- Actually closer to:
"Number of transistors per unit cost doubles every two years"


## Moore's Law

The complexity for minimum component costs has increased at a rate of roughly a factor of two per year.
[...]
Over the longer term, the rate of increase is a bit more uncertain, although there is no reason to believe it will not remain nearly constant for at least 10 years.
-- Gordon Moore, Electronics, 1965

Why is Moore's Law conflated with processor performance?

## Dennard Scaling: Moore's Law to Performance

$\square$ "Power density stays constant as transistors get smaller"

- Robert H. Dennard, 1974
$\square$ Intuitively:
- Smaller transistors $\rightarrow$ shorter propagation delay $\rightarrow$ faster frequency
- Smaller transistors $\rightarrow$ smaller capacitance $\rightarrow$ lower voltage
- Power $\propto$ Capacitance $\times$ Voltage ${ }^{2} \times$ Frequency

$$
\text { Moore's law } \rightarrow \text { Faster performance @ Constant power! }
$$

## Single-Core Performance Scaling Projection



## (Slightly) More Accurate Processor Power Consumption

Gate-oxide Stopped scaling stopped scaling due to leakage
Power $=\left(\right.$ ActiveTransistors $\times$ Capacitance $\times$ Voltage $^{2} \times$ Frequency $)$

Dynamic power
$+($ Voltage $\times$ Leakage $)$

Static power


EXTREMELY simplified model!

## Power Consumption of High-Density Circuits

$\square$ Total power consumption with constant frequency


## End of Dennard Scaling

Even with smaller transistors, we cannot continue reducing power

- What do we do now?

Option 1: Continue scaling frequency at increased power budget

- Chip quickly become too hot to cool!
- Thermal runaway:

Hotter chip $\rightarrow$ increased resistance $\rightarrow$ hotter chip $\rightarrow$...

## Option 1: Continue Scaling Frequency at Increased Power Budget simb <br>  <br> * "New Microarchitecture Challenges in the Coming Generations of CMOS Process Technologies"-

## Option 2: Stop Frequency Scaling



## Looking Back: Change of Predictions



## But Moore's Law Continues Beyond 2006



## State of Things at This Point (2006)

Single-thread performance scaling ended

- Frequency scaling ended (Dennard Scaling)
- Instruction-level parallelism scaling stalled ... also around 2005
- Moore's law continues
- Double transistors every two years
- What do we do with them?



## Crisis Averted With Manycores?



## Crisis Averted With Manycores?



Source:
International Roadmap for Semiconductors 2007 edition (http://www.itrs.net)

## What Happened?



Dynamic power
Stopped scaling due to leakage
$+($ Voltage $\times$ LeakageCurrent $)$
"Utilization Wall"
Static power

Regardless of Moore's Law, a limited amount of gates can be active at a given time

## Where To, From Here?

$\square$ The number of active transistors at a given time is limited

- Left unchecked, we won't get much performance improvements even with Moore's law continuing
- We need to make the best use of those active transistors!


## Also, Scaling Size is Becoming More Difficult!

$\square$ Processor fabrication technology has always reduced in size

- As of 2022, 5 nm is cutting edge, working towards 3 nm




## We Can't Keep Doing What we Used to

Limited number of transistors, limited clock speed

- How to make the ABSOLUTE BEST of these resources?

Timely example: Apple M1 Processor

- Claims to outperform everyone (per Apple)
- How?
- "8-wide decoder" [...] "16 execution units (per core)"
- "(Estimated) 630-deep out-of-order"
- "Unified memory architecture"
- Hardware/software optimized for each other


What do these mean?
Not just apple! (Amazon, Microsoft, EU, ...)

## We Can't Keep Doing What we Used to

AWS Graviton 2:
64-Core ARM
Amazon EC2 Throughput Per Dollar

-m6g.16xlarge (Graviton2)
-m6g.8xlarge (Graviton2)
m5a.16xlarge (EPYC1)
-m5n.16xlarge (Xeon Platinum)
(Graviton2)

- m6g.4xlarge (Graviton2)
- m5a.4xlarge (EPYC1)
-m5n.4xlarge (Xeon Platinum)


European Processor Accelerator (EPAC):
4-Core RISC-V +
Variable Precision Accelerator + Stencil and Tensor Accelerator


## Where To, From Here?

$\square$ Potential Solution 1: The software solution

- Write efficient software to make the efficient use of hardware resources
- No longer depend entirely on hardware performance scaling
- "Performance engineering" software, using hardware knowledge


## Impact of <br> Software Performance Engineering

$\square$ Multiplying two $2048 \times 2048$ matrices

- 16 MiB , doesn't fit in smaller caches
- Machine: Intel i5-7400 @ 3.00GHz


Last year, we measured $42.13 x$ performance improvement just by writing better software

## Where To, From Here?

$\square$ Solution 2: The specialized architectural solution

- Chip space is now cheap, but power is expensive
- Stop depending on more complex general-purpose cores
- Use space to build heterogeneous systems, with compute engines well-suited for each application


## Fine-Grained Parallelism of Special-Purpose Circuits

$\square$ Example -- Calculating gravitational force: $\frac{G \times m_{1} \times m_{2}}{\left(x_{1}-x_{2}\right)^{2}+\left(y_{1}-y_{2}\right)^{2}}$
$\square 8$ instructions on a CPU, 16 instructions for two calculations, ...
$\square$ Specialized datapath can be extremely efficient

- Pipelined implementation can emit one result per cycle
- Also, no need for general-purpose overhead such as instruction decoding
- Much more cores can fit on chip
- Much lower power consumption per unit

$$
\begin{array}{ccc}
A=G \times m_{1} & C=x_{1}-x_{2} & E=y_{1}-y_{2} \\
B=A \times m_{2} & D=C^{2} & F=E^{2}
\end{array}
$$

$$
\mathrm{G}=\mathrm{D}+\mathrm{F}
$$

## Typical Energy Efficiency Benefits of Optimized Hardware



## Spectrum of Specialized Hardware



Multicore CPU
General-Purpose GPU
Field-Programmable Gate Array
(FPGA)
Application-Specific Integrated Circuit (ASIC)

## The Bottom Line: Architecture is No Longer Transparent

$\square$ Optimized software requires architecture knowledge
Special-purpose "accelerators" (GPU, FPGA, ...) programmed explicitly
$\square$ Even general-purpose processors implement specialized instructions

- Single-Instruction Multiple Data (SIMD) instructions such as AVX
- Special-purpose instructions sets such as AES-NI


## Coming Up

Before we go into newer technologies, let's first make sure we make good use of what we have

- SIMD (SSE, AVX), Cache-optimized code, etc
- "Performance engineering"
$\square$ "Our implementation delivers 9.2X the performance (RPS) and 2.8X the system energy efficiency (RPS/watt) of the best-published FPGA-based claims."
- Li et. al., Intel, "Architecting to Achieve a Billion Requests Per Second Throughput on a Single Key-Value Store Server Platform," ISCA 2015
- Intel software implementation of memcached

